

1 GHz = 1/ns 1 GHz = 10⁹ Hz
 1 MHz = 10⁶ Hz

4 binary digits = 1 hex digit

8 bit = 2 nibbles = 1 byte

Propagation delay: längste Zeit nach Änderung bis es den output beeinflusst
 Contamination delay: kürzeste Zeit bis der output nicht mehr das Ergebnis des vorherigen cycles ist.

Mealy: depends on the state and input
 Moore: only on current state
 FSM: Machine can be in infinite amount of states


Turing: Machine that reads from infinite tape and decides based on a finite table.

Minterm = Product (AND) Maxterm = Sum (OR)
 Sum of Products: for each true (1) output, create a true statement. Then add them up.
 Product of Sums: for each false (0) output, create an expression that is false (for all inputs true). Then take their products.
 Product = AND Sum = OR

Assembler: usually, first variable = Target
 lw \$t2, 4(\$t0) loadword at \$t0+4 into \$t2
 sw \$t2, -12(\$t0) store \$t2 at \$t0-12
 /* \$t0 contains address */
 /* start 4(n) slots 0xA(000) */ RAM
 jal "jump and link" → sets \$ra to next line, jump back using jr
 jal jumps to label
 beq branch if equals (BNE)

\$v0, \$v1 result; \$a0-\$a3 arguments; \$t0-\$t7 temporaries; \$s0-\$s7 saved if change, restore later!
 \$t8-\$t9 more temp; \$ra return address; \$sp stack for recursion
 use sw \$ra 4(\$sp)
 and lw \$t0 0(\$sp) for values to \$t0

Multiplexer: if (s=0) { y=A; } else { y=B; }



$Y = \bar{S} \cdot A + S \cdot B$
 $(= \bar{S} \cdot \bar{A} + S \cdot \bar{B})$ ← nicht Karnaugh

immer 0:
 immer 1:

Möglichkeit:
 inner alle inputs => wie Tabelle
 1 od 0

One's Complement

replace 1 with 0 and 0 with 1
 st sign (the MSB) to positive = 0 or negative = 1
 Ex: -1 = 1111...10

two kinds of zeros

Sign/Magnitude

sign MSB = 1 => negative
 Ex: 6 = 0110 -6 = 1110
 Addition doesn't work

Addition with One's Complement

If there's a carry at the MSB, add it to the LSB
 Ex: $\begin{matrix} 00010001 & (17) \\ 11110111 & (-8) \\ \hline 100001000 & \\ \rightarrow 1 & \\ \hline = 0001001 & (9) \end{matrix}$

Two's complement

Addition works // but zero-extension does not
 single 0 // use sign-extension
 no End-Carry operation
 Negative number = (reversed positive Number) + 1
 => MSB still the sign logical: && !!
 Associativity holds

Verilog: | & ^ ~ 8'b101
 OR AND XOR Not = 8-bit Library
 = 0000 to 1111
 can also be ~ A ~ XOR

if (...) begin end
 case (...) alpha: procedure ... endcase

sw \$0, 0(\$sp) after add \$sp, \$sp, -4

Testbench: Change input on clock but with delay

Treiber: input weiter if condition:
 Inverter:
 AND:
 OR:
 XOR:
 NAND:
 XNOR:
 NOR:
 Decoder:

Bubble Pushing
 = Applying DeMorgan's
 1. Change gate OR ↔ AND
 2. Add bubble where none, remove bubbles where
 Goal: cancel many bubbles
 Gray Code

2 bit: 00, 01, 10, 11
 reverse: 10, 11, 01, 00
 pre-fix old with 0 and remove with 1
 = 3 bit

Stack is on ram => bei lw od sw ist das hintere argument 0(\$sp)

Tristate Buffer: Z = wie wenn abgefragt werden heißt out = Z

Circle don't care (X) iff it help minimize

Sequential: has memory, outputs determined by previous and current inputs
 Combinational: no memory, output determined by current inputs

Combinational Rules:

Each circuit Element is itself combinational
 Every node (wire) is either an input of the circuit or connects to exactly one output terminal of a circuit element.

No cyclic Paths, every Path visits each Node max 1

Decoders: Only one output is 1 / outputs = minterms



Verilog

```
module test(a,b,c,y);
    input [31:0] a;
    input a; input b; input c;
    output y;
endmodule
```

Case sensitive, Names cannot start with numbers
 //whitespace is ignored

```
Instantiation: test my_test (a(b0a), b(100));
```

Synthesizers cannot generate optimal synthesis
 "Assign" precedes, "=" to model data flow but not instead of
 "always block"



ternary (if) can be nested: assign y = s[1] ? (s[0] ? a : b) : (s[2] ? c : b);

More Operators: {a[1], a[2]} concat
 % mod <<, >> arith shift
 <, > shift ~ & NAND

#5; delays
 module mux
 default

Parameter in module at top: #(parameter width=8)
 call: mux mux1(000);
 mux #(12) mux2(000);
 mux #(0 width(12)) mux3(000);

Timing can be modeled but not synthesized

Registers: Multiple Flipflops to store more than 1 bit

when CLK=0
 L1 transparent
 L2 opaque
 D passes through N1
 when CLK=1
 L2 transparent
 L1 opaque
 D passes to Q

rules of synchronous sequential circuit
 Each thing is either a register or a combinational circuit. At least one is a register. All regs receive the clock signal. Every cyclic Path contains at least one register.

Common synchronous sequential: FSMs, Pipelines

- FSM consists of:
 - State reg: store current state, load next state at clock edge
 - Next state logic: combinational, determines next state
 - output logic: combinational, determines output

can have one of a finite possible states



words: Implicant: product(AND) of literals
 Minterm: product(AND) that includes all inputs
 Maxterm: sum(OR) that includes all input variables
 X: don't care, in Verilog also don't know
 -: in VHDL don't know
 Z: No specific value, "floating"
 Ex: buffer with unsatisfied condition

Reasons for Contamination Delay ≠ Propagation delay
 - Different rising & falling Delays
 - Multiple in- and outputs, some faster
 - Circuits slow down when hot, speed up when cold


Glitch

One variable input changes differently timed apart
 ⇒ temporarily wrong output
 Happens when in Karnaugh map switches to different rectangle ("prime implicant")

Fix: add redundant rectangle and thus circuit parts over that border
 Can't get rid of all glitches because some happen on simultaneous transitions on multiple inputs

D Latch
 To change state, break loop and set new input, then close loop. Called "transparent mode" if loop broken, input propagates to Q so-called "latch-stable circuit".
 Opposite of transparent is "latch mode"
 FlipFlop Clock 1 = transparent, Clock 0 = latch mode


on posedge clk, samples D
 Q stays D until next posedge
 Two back-to-back Latches



Enabled Flipflops have an EN-input to set write to Enabled



Resettable Flipflop
 asynchronous requires changing internally



One-hot-encoding: 0010 or 0100
 more flipflops needed
 binary encoding: 01, 00, 10, 11
 more state and output logic needed

1. identify in- and outputs
2. sketch transition diagram
3. write state transition table
4. select state encodings
5. Moore/Mealy: rewrite state transition table with selected encodings
6. Moore: write output table
7. write boolean equation for next state and output
8. sketch circuit schematic


Sequential: blocking } in always block
 Combinational: blocking }
 always@(*) is emb;

alwaysBack

assign is not used
possible to use both blocking and nonblocking

use non-blocking to model synchronous sequential


from "always"
Assigned variables need to be reg;
module flop(input clk, input [3:0]d, output reg [3:0]q)
negedge clk
"always" needs begin and end
if ... then else and case (expression)
are possible
expression: statement
default: statement
case Z ← check for don't cares



Metastability

T_{1/f_c} = probability of metastable. So usually if you wait long enough, the metastable will go away in a flipflop
Synchronizer minimizes t_c chance but not to 0! It is built using two back-to-back flipflops. As normal $P_{fail} = (\frac{T_0}{T_c}) \cdot e^{-\frac{t}{T_c}}$, two flipflops make $P_{fail2} = \frac{T_0}{T_c} \cdot e^{-\frac{t}{T_c}}$
If asynch input changes N /second
 $\Rightarrow P_{synchronizer} = P_{fail2} \cdot N$ mean time between faults
MTBF = $\frac{1}{P_{fail2} \cdot N}$

Setup + me with clock skew



Latency: time for 1 token
Throughput: tokens per time
is different eg. in pipeline

Carry Save Adders reduce 3 N-bit inputs to 2 N-bit inputs with a single gate delay

Multiplier like Decimal multiplication
To find partial products To reduce using Carry Save Adders To sum using Carry Propagate


Fast Adder aka look-ahead Carry adder
Calculates simulto if Carry will propagate to next Group if exists (carry)
 \Rightarrow can tell next group early that there will be a carry
Negator: Two's Complement (A) $\bar{A} + 1$

Adder can be programmable to subtract
Can implement Comparator by adding Complements

Arithmetic Shift: Not based on adder. Like Shift, but on right shift fills in the old MSB. \gg Arithmetic, \gg normal

ALU Example:

F_{280}	000	A ⊕ B
Fast Adder	001	A B
options:	010	A + B
Carry Skip	011	
Carry Incept	100	A ⊕ B
Carry Select	101	A B
Carry Lookahead	110	A + B
	111	SLT



Rotator: Bits that fall off right enter left again
ROR or ROL


Shift-Register Serial input, shift one entry in and one out. Also enables Serial in → parallel out
Add a Multiplexer to switch between parallel in and serial in
 \Rightarrow can act as parallel → serial

Memory Array

only access m bits (a "word") at the same time = more compact



Decoder: Activates one row



Transistors configured as switches

Memory NOTE: ROM is much denser than RW
Flipflops or Latches: very fast, parallel access
Static RAM: expensive (20t transistors per bit) but only one dataword at the time less expensive (one bit = 6 transistors)
Dynamic RAM: slow, reading destroys content only one D-word at the time needs special process
Cheaper
Harddisk/Flash: Much slower, nonvolatile* low per-bit cost (no transistors) *stays without power

Fixed-Point: 4 digits, then 3, use 2^n to calculate value
 Signed Fixed-Point: use sign or two's complement

Rounding modes: up, down, towards zero, to nearest

Floating point: $1.01001 \times 2^3 \Rightarrow$

1	0	1	0	0	1
---	---	---	---	---	---

 \Rightarrow

7	8	123
---	---	-----

 Mantissa sign Exponent Mantissa
 positive

Additions:

1. Extract stuff, add leading 1 to Mantissa
2. compare exponents ($E_1 - E_2 = \text{shift}$)
3. shift smaller Mantissa if exponents differ
4. Add/subtract (based on sign) Mantissas
5. Normalize Mantissa & adjust exponent
6. Round if fits not in 23 bits
7. Package up again

② Because first Bit is always 1, don't need that one in Mantissa
 ? 010010000000000000000000

③ Biased: 8 bits $\rightarrow 2^7$ and use minus 1 $\Rightarrow (2^7 - 1 + \text{actual exponent})$
 Now, Floating point numbers can be compared while encoded to tell which is larger. Two's complement would be needed for harder. Comparison can be done with fixed-point hardware.

in Hex: Just transform like nothing special

To interpret, subtract the bias again: for $[-126, 127]$ 127
 $0 = x000000000000000000000000$ double precision: $[1022, 1023]$ 1023
 $x0 = 0 1111111 000000000000000000000000$ quad-precision: $[-16382, 16383]$ 16383
 $-x0 = 1 1111111 000000000000000000000000$
 $NaN = x 1111111$ non-zero
 Problems: Overflow and underflow as possible.

in ARM-Processor: 32 32-bit regs for Floats (\$f0-\$f31). Double precision stored using 2 regs not in MIPS

F-Type instruction

OP	cop	ft	fs	fd	funct
6 bits	5	5	5	5	6

OP = 010001 (17)
 Cop = 16 for single prec, 17 for double
 fs, ft = source operands
 fd = destination

R-Type

op	rs	rt	rd	shamt	funct
6	5	5	5	5	6

source regs destination shift amount

I-Type

OP	rs	rt	imm
6	5	5	16

2^{32} bit = 2^{30} byte = 2^{20} kbyte = 2^{10} Mbyte = 1 GB

J-Type OP 6 addr 26

In MIPS, Programs typically start at PC = $0x00400000$
 jr \$s0 jumps to address for less than ifs, use slt followed by beq with 0


A Word has 4 bytes
 Stack at \$sp resides (itself?) to need
 Make space on sp: addi \$sp, \$sp, -4
 write on it: sw \$s0, 0(\$sp) [Program is stored on ROM
 deallocate: addi \$sp, \$sp, 4] 2^{32} bits in Mem \rightarrow 32-bit addr
 Stack above \$sp must be preserved
 Stack is stored on top, normal data on bottom of Dynamic Data
 Below that is static data and text

lui/ori: initialize array to addr.
 lui \$s0, 0x1234 #upper 16 bits
 ori \$s0, \$s0, 0x8000 #lower 16 bits
 #addr is 0x12348000
 lw \$t1 0(\$s0) #first item
 lw \$t1 4(\$s0) #second item
 #array has size 32 bit
 lui followed by ori simply stores address to array in \$s0. Because that addr is > 16 bit
 At Each address is 16 bit space

control signals

ALU Inputs: rt or immediate
 Write Addr of regfile: rd or rt
 Write Data in of regfile: ALU out or Data Memory out
 Write Enable of regfile: not always a register write
 Write Enable of memory: Only when writing memory (sw)

Type	ALU Input Op	Reg write	Branch	Reg Dest	ALU Src	Mem write	Mem read	Mem Reg
R	fact	0	1	0	1	0	0	0
lw	add	35	1	0	0	1	0	1
sw	add	43	0	0	X	1	1	0
beq	sub	4	0	1	X	0	0	X
J	X	3	0	X	X	X	0	1
addi		16	1	0	0	1	0	0



Control Unit: operation \rightarrow all control signals
 Funct \rightarrow ALU Decode \leftarrow ALU Control



Program executes in $N \times \text{CPI} \times T$
 Faster: CISC (Less instructions for same program) \uparrow Clock
 Use better compilers \uparrow
 RISC (Less cycles per instruction)
 Multiple units in parallel \uparrow
 Pipelining, newer technology (increase clock frequency)

Average Memory Access Time = $t_{\text{cache}} + MR_{\text{cache}}(t_{\text{main}} + MR_{\text{mem}}(t_{\text{main}}))$

Capacity C , Block size b , Number of blocks $B = C/b$

Degree of associativity (N) / blocks $B = C/b$





Number of sets $S = B/N$ / $N = C/S$

Each mem. addr addresses exactly one set in cache

"Direct Mapped Cache" \Rightarrow 1 block/set

"N-way set-associative" \Rightarrow N blocks/set

"Fully associative" \Rightarrow all blocks in one set



Larger Blocks \rightarrow less compulsory misses on first load

"Capacity Miss": Full but want to store X in cache \leftarrow reduced by bigger cache

"Compulsory Miss": Cache empty \leftarrow reduced by bigger Block size but bigger Blocks increase

"Conflict Miss": Data maps to same location but is different one there \leftarrow reduced by greater associativity

Least recently used data in set (or invalid) gets replaced

Block in cache \leftrightarrow "page" in Virtual Memory

Ex: System	Organisation
VM $2GB = 2^{31}B$	31 bit virtual addr.
Physical $2^{27}B$	27 bit phys. addr.
Page Size $2^{12}B$	12 bit Page offset
	# Virtual Pages = $2^{31}/2^{12}$
	# Phys Pages = $2^{27}/2^{12}$

Page table to locate addr. in physical mem

Entry for each virtual page

Each entry has a "valid bit" (whether it's on physical HDD) and the physical page number

Ex: virtual $0x0001$ \rightarrow find $0x0001$ in table

\rightarrow append offset \rightarrow physical $0x1F20$

Each process has its own Page table

Translation Lookaside Buffer

Small cache of recent page translations, reduces for most loads/stores # accesses from 2 to 1. Usually < 512 entries. Fully associative

Single Cycle

speed determined by longest path

Two Mem: Instructions & Data

Three Address: ALU, PC, Branch

Simpler instructions might be faster than longest path (1 cycle)

Multi Cycle

CPI = Average

need only one Memory, less Address \Rightarrow less space

\ominus sequencing overhead

Carry Skip Adder

set propagation criteria $p = a \oplus b$

\Rightarrow if C_{in} , it'll propagate.

$\& p_{n-1} \Rightarrow$ if equals 1 \Rightarrow last $C_{out} =$ first C_{in} else calculate last C_{out}

Carry-Increment-Adder

Assume $C_{in} = 0$

later increment if C_{in} would've been 1

Carry-Select Adder

Parallel 2 address, one assumes 0, the other 1

Parallel-Prefix Adders

all have pre- and post-processing is a model

Carry Lookahead

$$C_0 = C_i$$

$$C_1 = G_0 + P_0 C_i$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_i$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_i$$

$$G = A \cdot B, P = A + B$$

Ripple Carry Adder

Most efficient

Others: BC offers good compromise

SK has high fan-out

KS and TC are fast but suffer from racing

Pipelining

Data Hazard: Data not completed yet write happens in first half of cycle

read in second

- Fix Data hazards: insert nops at compile time
- rearrange code at compile time
- Forward data at runtime (sufficient for RAW but not for LW, which reads until end of Mem stage)
- Stall the processor at runtime

Forwarding

if $dest. reg == src. reg$ forward data

if both Mem and writeback are same dest. reg, give Mem priority

in takes "2" cycles \Rightarrow stalling if read directly

Stalling: Enabled by using EN-switches for fetch and decode, and a synchronous reset \Rightarrow decode and fetch hold their old values & execute is flushed

