



Sequential has memory, outputs determined by previous and current inputs

Combinational: no memory, output determined by current inputs

### Combinational Rules:

Each circuit element is itself combinational  
Every node (node) is either an input of the circuit or connects to exactly one output terminal of a circuit elements.

No cyclic paths, every path visits each node max 1

Decoders: Only one output is 1 / outputs = minterms



Verilog module test(a,b,c,y);  
input [3:0] a;  
input b;  
input c;  
output y;  
begin  
endmodule

#Case Sensitive! Names cannot start with numbers!

/whitespace is ignored

Instantiation: test my-test (.a(beta), .b(aco));

Synthesizers cannot guarantee optimal synthesis  
"Assign" precedes "==" to model dataflow but not instead of  
"always block"

& a ANDs all a[:]

words: Implicant: product(AND) of literals

Minterm: product(AND) that includes all inputs vars

Maxterm: sum(OR) that includes all input variables

X: don't care, in Verilog also don't know

-: in VHDL don't know

Z: No specific value, "floating"

Ex: buffer with unsatisfied condition

Reasons for Contamination Delay ≠ Propagation delay

- Different rising & falling delays

- Multiple in- and outputs, some faster

- Circuits slow down when hot, speed up when cold

### Glitch

One variable input changes differently than output

=> temporarily wrong output

Happens when in Karnaugh map switches to different rectangle ("prime implicant")

Fix: add redundant rectangle and thus

circuit parts over that border

Can't get rid of all glitches because some happen on simultaneous transitions on multiple inputs




To change state, break loop and set new input, then close loop. Called "transparent mode". If loop broken, input propagates to Q. So-called bit-stable circuit.

Opposite of transparent is "Latch mode".




on posedge clk, samples D  
Q stays D until next posedge

Two back-to-back latches



Enabled flip flops have an EN-input to set write Enabled



Resettable flip flop

synchronous

asynchronous requires changing internally

onehot-encoding: 0010 or 0100 binary encoding: 01 001000 or 0001 10 more flip flops needed more resettable output logic needed

Designing FSM:

1. Identify in- and outputs

2. Sketch transition diagram

3. write state transition table

4. select state encodings

5. Moore/Meady: rewrite state transition table with selected encodings

only

6. Mealy: write output table

7. write boolean equation for register and output logics

8. sketch circuit schematic

Sequential is combi: always block

always


block

is block

## always Block

assign is not used  
possible to use both blocking  
and nonblocking

use non-blocking to model synchronous sequential



from "always" assigned variables need to be reg:

module flop(input clk, input [3:0] d, output reg [3:0] q)

negedge, posedge

"always" needs begin end

if, else, and case (expression)

expression: statement

default : statement

casez ← check for don't care

result is combinational propagation delay  
if defined for all cases

Setup time for D :  $T_c \geq t_{pq} + t_{pd} + t_{setup}$   
reg ↑ per gate

Hold time for D :  $t_{hold} \leq t_{cq} + t_{cd}$   
contamination ↑ per gate

for setup time:  $T_c = \frac{1}{f}$

Fix hold time: add buffers to short paths

## Metastability

$t_{fc}$  = probability of metastable state. So usually if you wait long enough, the metastable will go away in a flip-flop.

Synchronizer minimizes  $t_{fc}$  chance but not to 0. It is built using two back-to-back flip-flops. As normal  $P_{fail} = \left(\frac{T_o}{T_c}\right) \cdot e^{-\frac{T_o}{T_c}}$ , two flip-flops make  $P_{fail,2} = \frac{T_o}{T_c} \cdot e^{-\frac{T_o}{T_c}} \cdot e^{-\frac{T_o}{T_c}}$ .

If asynch input changes N/second  
 $\Rightarrow P_{synchronizer} = P_{fail,2} \cdot N$  MTBF =  $(P_{fail,2} \cdot N)^{-1}$  mean time between fail


Carry Save Adders reduce 3 N-bit inputs to 2 N-bit inputs with a single gate delay

Multiplexer like Decimal Multiplication

To find partial products To reduce using Carry Save Adders to sum using carry propagate

## Setup time with clock skew

Worst case: CLK1 → CLK2 is before CLK1



$T_c \geq t_{pq} + t_{pd} + t_{setup} + t_{skew}$  tsetup + thold together is called aperture

Hold time with clock skew + time

worst case: CLK2 later than CLK1

$t_{hold} + t_{skew} \leq t_{cq} + t_{cd}$

This whole stuff is called "Dynamic Discipline"

Fast adders aka lookahead carry adder  
Calculates simultaneously if carry will propagate to next group if exists(carry)  
 $\Rightarrow$  can tell next group early that there will be a carry

Negator: Two's complement(A)  $\bar{A} = \bar{A} + 1$

Arithmetic Shift: Not based on adder

Like shift, but on rightshift fills in the old MSB.  $>>$  arithmetic,  $>>$  normal

Rotator: Bits that fall off right enter left again ROR or ROL

Shift Register: Serial input, shift one entry in and one out. Also enables serial in → parallel out  
Add a multiplexer to switch between parallel in and serial in  
 $\Rightarrow$  can act as parallel → serial

Memory: NOTE: ROM is much denser than RAM

Flipflops or Latches: very fast, parallel access  
Expensive (20 transistors per bit)

Static RAM: relatively fast  
bit only one data word at the time  
Lossy expensive (one bit = 6 transistors)

Dynamic RAM: slow, reading destroys content  
needs refresh only one D-word at a time

capacitor added: re-read special process  
will discharge cheaper

Hard disk/Flash: Much slower, nonvolatile  
low per-bit cost (no transistors)

\*stays without power

## ALU Example

F<sub>2,0</sub> 000 A&B

001 A|B

010 A+B

011

100 A&~B

101 A|~B


110 A+B

111 SLT

options:  
Carry Skip  
Carry Invert  
Carry Select  
Carry Lookahead


A  
Y<sub>N</sub>

F<sub>2,0</sub>



## Memory Array

only access m bits ("word") at the same time = more compact



Decoder: Activates one row



Transistors configured as switches


Dynamic RAM: slow, reading destroys content  
needs refresh only one D-word at a time

capacitor added: re-read special process  
will discharge cheaper

Hard disk/Flash: Much slower, nonvolatile  
low per-bit cost (no transistors)

\*stays without power





Larger Blocks  $\rightarrow$  less compulsory misses on first load  
 "Capacity Miss": full but want to store X in cache  $\leftarrow$  reduced by bigger cache  
 "Compulsory Miss": Cache empty  $\leftarrow$  reduced by bigger Block size but bigger blocks increase  
 "Conflict Miss": Data maps to same location but is different one there  $\leftarrow$  reduced by greater associativity

Least recently used data in set (or invalid) gets replaced

Block in cache  $\leftrightarrow$  "page" in Virtual/Memory

Ex: System Organisation

VM  $2GB = 2^{31}B$   
 Physical  $2^{29}B$   
 Page Size  $2^{12}B$

31 bit virtual addr.  
 27 bit phys. addr.  
 12 bit Page offset  
 $\# \text{Virtual Pages} = 2^{31-27}$   
 $\# \text{Phys Pages} = 2^{29-12}$

Page Table to locate addr in Physical mem

Entry for each virtual page  
 Each entry has a "valid bit": whether it's on physical HHD  
 and the physical page number

Ex:  $0x1F20$   $\rightarrow$  find 0x0001 in table  
 $\rightarrow$  append offset  $\rightarrow$  physical 0x1F20  
 Each process has its own Page Table

### Translation Lookaside Buffer

Small cache of recent page translations, reduces for most loads/stores  $\#$  accesses from 2 to 1. Usually  $\geq 512$  entries. Fully associative

### Single Cycle

Speed - determined by longest path

Two Memes: Instructions & Data

Three Addrs: ALU, PC, Branch

Simple instructions might be faster than longer path (1 cycle)

### Carry Skip adder

Set propagation criteria:  $p = a \oplus b$

$\Rightarrow$  if  $C_{in}$ , it'll propagate.

&  $P_{i-4}$   $\Rightarrow$  if equals 1  $\Rightarrow$  last Cout = first  $C_{in}$   
 else calculate last Cout

### Multi-Cycle

CPI = Average

need only one memory, less adders  $\Rightarrow$  less space  
 $\ominus$  sequencing overhead

### Carry-Increment-Adder

Assume  $C_{in} = 0$


later increment if  $C_{in}$  would've been 1

### Carry-Select Adder

Parallel 2 adders, one assumes 0, the other 1

### Parallel-Prefix Adder

all have pre- and postprocessing

Is a model 

### Ripple Carry Adder

Most efficient

Others: Bk offers good compromise

SK has high fan-out

CS and HC are fast but scission rating

In takes "Z" cycles  $\Rightarrow$  stalling if ready after

stalling: Enabled by using EN-switches for fetch and decode, and a synchronous reset  $\Rightarrow$  Decode and Fetch hold their old values

Execute is flushed

### Carry Lookahead

$$C_0 = C_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$G = A \cdot B, P = A + B$$

### Pipeline

Data hazard: Data not computed yet

wire happens in first half of cycle

read in second

• Fix Data hazards: insert Nops or compute late

• Rearrange code at compile time

• Forward data at runtime (sufficient for RAW but not for LRU which reads until end of Mem stage)

• Stall the processor at runtime

Forwarding: If dest reg == src reg forward data

If both Mem and Writeback are same destination, give Mem priority

Pipelining v2 pipelining is faster than normal or multi-cycling

Control Hazards: not yet known what instruction  
e.g. because of beq

$\Rightarrow$  predict and flush if wrong. Backwards (loops)

if wrong guess  $\rightarrow$  penalty of flushing

Load/Branch take 2 CPI if

directly read after or if wrong guess, else 1

$\Rightarrow$  calculate CPI of processor program using probability

Pipeline: fetch  $\rightarrow$  decode  $\rightarrow$  execute  $\rightarrow$  memory  $\rightarrow$  writeback

t user cycle and only half cycle to complete

$$T_c = \max \{ t_{pcq} + t_{mem} + t_{setup}, \text{fetch} \}$$

$$2(t_{read} + t_{mem} + t_{eq} + t_{AND} + t_{mem} + t_{setup}), \text{decode}$$

$$t_{pcq} + t_{mem} + t_{mem} + t_{ALU} + t_{setup}, \text{execute}$$

$$t_{pcq} + t_{mem} + t_{mem}, \text{memory}$$

$$2(t_{pcq} + t_{mem} + t_{mem}), \text{writeback}$$

Symmetric Multiprocessing

Multiple cores, shared Mem

Contrary to Async Multiprocessing

Clusters: each core has own memory

Async & shared memory, each core for different Task.

Revisit Multicycle


IF = Instruction fetch, Memory

ID = Decode, Execute, WriteBack


beq	IF	ID	EX	
R	IF	ID	EX	
SW	IF	ID	EX	MEM
LW	IF	ID	EX	MEM WB

second cycle

Purify Multicycle MIPS



Intermediate Regs



Cycles

1. fetch & PC increment

2. read src from REGFILE

3. Perform ALU comp

4. read or write memory

5. store data back to reg

absence

Extension: Jump



B2g Cacheing (Associative): Block size =  $2^b$   $\Rightarrow$  offset =  $\frac{b}{2}$

Tag Set Offset

$$\text{eg. } 4 \quad \frac{b}{2}$$

$$\# \text{sets} = 2^a \Rightarrow$$

$$\text{eg. } 4$$

$$a = \text{set} \quad \frac{b}{2}$$

Tag = Rest bits der Adresse

(Direct): offset funktioniert gleich

Set: wenn  $a=2^b$ , dann schaue ob die b bits do addrs

Tag = rest

Float single: 7 | 8 | 23  
sign Exp. mant

$\pm 1 \cdot B^E$

Mantisse erstes bit ignoriert weil immer 1  
Exponent  $127 = 2^8 - 1$  hinzufügen

double 1 | 11 | 52

bias 1023

bias

Sign 1 negative